Settings for configuration of Haptic 5 Click driver.
More...
Settings for configuration of Haptic 5 Click driver.
◆ HAPTIC5_COM_I2C
| #define HAPTIC5_COM_I2C 1 |
◆ HAPTIC5_COM_PWM
| #define HAPTIC5_COM_PWM 0 |
Haptic 5 communication select setting.
Specified setting for communication select of Haptic 5 Click driver.
◆ HAPTIC5_DEFAULT_COM
◆ HAPTIC5_DEVICE_ADDRESS_0
| #define HAPTIC5_DEVICE_ADDRESS_0 0x54 |
Haptic 5 device address setting.
Specified setting for device slave address selection of Haptic 5 Click driver.
◆ HAPTIC5_DEVICE_ADDRESS_0_DEBUG
| #define HAPTIC5_DEVICE_ADDRESS_0_DEBUG 0x55 |
◆ HAPTIC5_DEVICE_ADDRESS_1
| #define HAPTIC5_DEVICE_ADDRESS_1 0x40 |
◆ HAPTIC5_DEVICE_ADDRESS_1_DEBUG
| #define HAPTIC5_DEVICE_ADDRESS_1_DEBUG 0x41 |
◆ HAPTIC5_PRODUCT_NUM
| #define HAPTIC5_PRODUCT_NUM 0x09B9 |
Haptic 5 PRODUCT_NUM register setting.
Specified setting for PRODUCT_NUM register of Haptic 5 Click driver.
◆ HAPTIC5_PWM_DEF_DUTY
| #define HAPTIC5_PWM_DEF_DUTY 0.0 |
◆ HAPTIC5_PWM_DEF_FREQ
| #define HAPTIC5_PWM_DEF_FREQ 20000 |
Haptic 5 default PWM frequency.
Specified setting for default PWM frequency of Haptic 5 Click driver.
◆ HAPTIC5_SYSTEM_CONTROL_ACK_RESET
| #define HAPTIC5_SYSTEM_CONTROL_ACK_RESET 0x01 |
◆ HAPTIC5_SYSTEM_CONTROL_SOFT_RESET
| #define HAPTIC5_SYSTEM_CONTROL_SOFT_RESET 0x02 |
Haptic 5 SYSTEM_CONTROL register setting.
Specified setting for SYSTEM_CONTROL register of Haptic 5 Click driver.
◆ HAPTIC5_SYSTEM_SETTINGS_MODE_CONTINUOUS
| #define HAPTIC5_SYSTEM_SETTINGS_MODE_CONTINUOUS 0x80 |
◆ HAPTIC5_SYSTEM_SETTINGS_MODE_MASK
| #define HAPTIC5_SYSTEM_SETTINGS_MODE_MASK 0x80 |
◆ HAPTIC5_SYSTEM_SETTINGS_MODE_NORMAL
| #define HAPTIC5_SYSTEM_SETTINGS_MODE_NORMAL 0x00 |
Haptic 5 SYSTEM_SETTINGS register setting.
Specified setting for SYSTEM_SETTINGS register of Haptic 5 Click driver.
◆ HAPTIC5_SYSTEM_SETTINGS_PWR_MODE_AUTO
| #define HAPTIC5_SYSTEM_SETTINGS_PWR_MODE_AUTO 0x02 |
◆ HAPTIC5_SYSTEM_SETTINGS_PWR_MODE_FAST
| #define HAPTIC5_SYSTEM_SETTINGS_PWR_MODE_FAST 0x00 |
◆ HAPTIC5_SYSTEM_SETTINGS_PWR_MODE_MASK
| #define HAPTIC5_SYSTEM_SETTINGS_PWR_MODE_MASK 0x03 |
◆ HAPTIC5_SYSTEM_SETTINGS_PWR_MODE_ULP
| #define HAPTIC5_SYSTEM_SETTINGS_PWR_MODE_ULP 0x01 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_0MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_0MS 0x00 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_1024MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_1024MS 0x08 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_1536MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_1536MS 0x0C |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_2048MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_2048MS 0x10 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_2560MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_2560MS 0x14 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_3072MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_3072MS 0x18 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_3584MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_3584MS 0x1C |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_4096MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_4096MS 0x20 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_4608MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_4608MS 0x24 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_5120MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_5120MS 0x28 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_512MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_512MS 0x04 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_5632MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_5632MS 0x2C |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_6144MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_6144MS 0x30 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_6656MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_6656MS 0x34 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_7168MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_7168MS 0x38 |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_7680MS
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_7680MS 0x3C |
◆ HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_MASK
| #define HAPTIC5_SYSTEM_SETTINGS_TIMEOUT_MASK 0x3C |
◆ HAPTIC5_SYSTEM_SETTINGS_TRIGGER_EDGE
| #define HAPTIC5_SYSTEM_SETTINGS_TRIGGER_EDGE 0x00 |
◆ HAPTIC5_SYSTEM_SETTINGS_TRIGGER_LEVEL
| #define HAPTIC5_SYSTEM_SETTINGS_TRIGGER_LEVEL 0x40 |
◆ HAPTIC5_SYSTEM_SETTINGS_TRIGGER_MASK
| #define HAPTIC5_SYSTEM_SETTINGS_TRIGGER_MASK 0x40 |